Abstract -A reduction in the number of comparison cycles leads to power savings for a successive-approximation-register (SAR) analog-to-digital converter (ADC). We establish that the lowest average number of comparison cycles of an SAR ADC approaches the entropy of the ADC output and propose a simple adaptive algorithm that approaches this lower bound. Current SAR ADCs use binary search, which consumes more power than necessary for the nonuniform input distributions commonly found in practice. We refer to an SAR ADC employing such a search algorithm as the maximal entropy reduction ADC (MER ADC). We further comment on the fundamental connection between comparison cycle reduction and source compression.
I. INTRODUCTION
ADCs are ubiquitous in every application that requires the conversion of analog signals to digital form. Due to its relatively low cost and power consumption, the SAR ADC architecture has widespread application where conversion speed is not extremely high. However, minimizing SAR ADC power consumption is still critical for many applications that require the conversion of a large amount of data. Examples include sensing, image processing and massive MIMO communication. The power consumption of an SAR ADC is strongly dependent on the number of comparison cycles (clocks) required for each conversion. A conventional SAR ADC uses a binary search algorithm with a fixed number of cycles that is equal to the number of ADC bits. However, such an algorithm is optimal only for a uniform input probability distribution. For other inputs, the optimal strategy is to reduce the search length for highlikelihood samples to compensate for the increase in search length for low-likelihood samples. The average number of comparison cycles for such an ADC decreases as a result, which yields lower power consumption.
An SAR ADC with a variable number of comparison cycles was recently proposed in [1] and [2] , where a few nonbinary search algorithms were proposed for specific types of inputs.
Our work, in contrast, generalizes the analysis of search algorithms from an information theory point of view. We apply the method of the maximum entropy reduction (MER) decision tree ( [3] and references therein) to the development of a generic search algorithm that can be matched to any ADC output probability distribution. When the ADC resolution approaches infinity, the average search length (number of comparison cycles consumed to determine the correct ADC output value) approaches the ADC output entropy. It matches the theoretical lower bound for the average decision cycles of the binary decision tree presented in [3] . To our knowledge, this is the first contribution to applying decision tree bounds to comparison cycles of an SAR ADC.
We also propose a simple adaptive search algorithm that allows efficient hardware implementation. It estimates the change in ADC output probability distribution and adjusts the decision thresholds accordingly.
Another method that also benefits from the nonuniform distribution of ADC input is nonlinear quantization [4] - [5] . It reduces the average quantization noise by allocating low quantization steps to high-likelihood regions and high quantization steps to low-likelihood regions. However, for many applications, we cannot allow an increase in quantization noise even in a low-likelihood region. Furthermore, if the actual input distribution is different from the assumed distribution, an ADC with nonlinear quantization will suffer from performance degradation due to an increase in average quantization noise. The MER ADC method is self-correcting: the number of comparison cycles increases momentarily but settles to a new optimum through the ADC adaptation mechanism.
An interesting ramification of our work is the equivalence between comparison cycle reduction and source compression, which we describe in the context of sensor data acquisition, compression and transmission.
II. CONVENTIONAL SAR ADC SYSTEM MODEL
An ADC performs the quantization ( )
where x is ADC input, y is ADC output, round ( ) denotes the rounding operation and Δ is the quantization step.
Assume that the input to an N-bit ADC is limited by:
Then, y is any integer from 0 to 2 1 N − satisfying:
The SAR ADC performs an iterative search of output y satisfying (2) . Its block diagram is shown in figure 1 . -A sample-and-hold unit that provides time domain sampling of the input signal. -An N-bit digital-to-analog converter (DAC) that generates an analog reference based on the digital hypothesis ŷ ( ) ( )ˆˆ0.5
-A comparator that compares the input signal with the DAC output and produces a binary outcome: 
III. LOWER BOUND OF AVERAGE SEARCH LENGTH
The N-bit ADC has 2 N possible outputs. Let us denote the probability of the ADC output y taking on the value n (the ADC output Probability Mass Function -PMF) as:
If the ADC resolution N is sufficiently high, we may divide ADC output PMF on G equal probability sectors, where within each sector, the PMF may be approximated as flat:
where
denotes the upper and lower bounds, respectively, of sector number g. Obviously,
An example of such segmentation is shown below: Fig. 3 The division of the ADC output PMF into segments with equal probability.
From (7) and (8), it follows that the length of segment g is equal to:
The total number of comparison cycles required to find ADC output n is equal to the sum of number of cycles to find the right segment and the number of cycles to find the location of the output within the segment:
( )
log log 1 log
The average number of comparison cycles is equal to:
This means that if the ADC resolution is sufficiently large, the average number of comparison cycles that an ADC needs converges to the ADC output entropy.
The analytical lower bound on average decision cycles for a generalized decision tree was presented in [3] . However, we believe that we are the first to derive it in an SAR-ADC context.
IV. MAXIMUM ENTROPY REDUCTION SEARCH
The m-th comparison shrinks the ADC output ambiguity
. We will use the subscript m to denote the probability, expectation and entropy of ADC output y and comparison result z after m comparisons, which means that probability, expectation and entropy depend on the ADC output ambiguity interval ( )
The entropy of ADC output y after m comparisons becomes: y + in such a way that the post-comparison expectation of the entropy of ADC output y will be minimal. According to (5), the next ambiguity interval is fully determined by the previous ambiguity interval and comparison result. It follows that the ADC output entropy after the (m+1)-th comparison cycle is:
Therefore, the expectation of the ADC output entropy after the (m+1)-th comparison, given the previous ambiguity interval, is the average entropy over the two possible realizations of comparator output:
( ) ( ) ( )
The entropy expectation is the conditional entropy of ADC output y given comparison result
According to the chain rule
where ( ) ( ) 
From (22), it follows that to minimize entropy expectation after comparison cycle (m+1), we must maximize the entropy of comparator output in cycle (m+1), i.e., = − = is minimal [6] .
Therefore, the optimal threshold for comparison (m+1) is:
( ) 
As can be seen, the thresholds and comparison outcomes are solely determined by the ADC output probabilities. The flowchart of the MER search algorithm is shown in fig. 4 . If the ADC resolution N is sufficiently high, each comparison splits the ADC output ambiguity interval into two subintervals with almost equal probability and chooses one of them, and the probability of the subsequent ambiguity interval is decreased by a factor of 2 from the previous one:
( ) ( ) ( ) ( ) ( ) 
We stop the search process when, after M comparison cycles, the size of the ambiguity interval shrinks
According to (28), the probability of such an ambiguity interval is:
It follows that for sufficiently large N, the number of comparison cycles for the MER ADC to locate output n is equal to: 
We have established that if the ADC resolution N is sufficiently large, the average search length of the MER algorithm approaches the entropy of the ADC output given by (11). The more ADC bits there are, the tighter the bound.
V. DECISION TREE EXAMPLE
To illustrate MER ADC operation, let us take the example of a 2-bit ADC with input 0.5 3.5 x − ≤ < , quantization step =1 Δ and the following output probability distribution: 
The decision tree for the MER search is shown in fig. 5 . The conventional ADC with binary search for every sample takes 2 comparison cycles. In the worst case, for the least likely sample, the MER ADC takes 3 cycles. However, the average number of cycles is equal to: Starting from zero node, the MER ADC reads the threshold associated with the current node and compares the input signal with this threshold. Based on the result of this comparison, the ADC either reads the value of the ADC output and stops the search process or proceeds to a new node.
The flowchart of the MER search algorithm with decision tree memory implementation is shown in Fig. 6 . Examples of memory for the MER decision tree shown in fig. 5 are shown in Fig. 7 . The architecture that implements the MER ADC with an adaptation mechanism is shown in Fig. 8 . The MER ADC copies the architecture of the conventional SAR-ADC (see figure 1) with the following modifications: Control logic is equipped with decision tree memory; the digital signal processor (DSP) has the ability to modify the contents of the decision tree memory; Initially, when there is no prior information about signal statistics, it stores a binary decision tree, and the ADC operates as a conventional SAR ADC. As the conversion proceeds over successive samples, the DSP collects statistics of the ADC output. When the statistics of the ADC output stabilize and the input probability mass function can be calculated, the DSP calculates a new decision tree and stores it in ADC decision tree memory, and the ADC starts operating in power saving mode.
In general, the MER ADC needs an input elastic buffer to absorb the sample-by-sample fluctuation in its cycle number. However, many applications that benefit from the ADC power savings do not need an elastic buffer. Such applications typically involve transferring a large array of analog data to digital form under a total time constraint but do not impose a per-element time constraint. Examples of such applications are image processors and massive MIMO receivers.
VII. SIMULATION RESULTS
For the MER ADC simulation, we choose signals with the following input distributions: a Gaussian distribution with a peak-to-RMS ratio of 10 dB or a Gaussian mixture that consists of two Gaussian distributions, one with a peakto-RMS ratio of 10 dB and the other with a peak-to-RMS ratio of 40 dB, with a likelihood of 0.1 and 0.9, respectively. The first distribution is typical of the OFDM signal, and the second one is typical of medical imaging.
We measure the compression rate, which is the ratio between the ADC resolution and the average number of comparison operations of the MER-SAR ADC: R = N/E [M] . For reference, we also provide the Shannon upper bound, the ratio between the ADC resolution and the ADC output entropy: Rs = N/H(Y). The simulation results are shown in fig. 9 . From these figures, we conclude that when the ADC resolution is sufficiently high, the average number of MER ADC comparison cycles approaches the ADC output entropy. 
VIII. MULTIDIMENSIONAL MER SEARCH
In the previous sections, we considered the scenario in which the ADC input is scalar. Now, let us consider the scenario in which an N-bit SAR ADC (or an array of N-bit ADCs) transfers from an analog to a digital domain vector of input signals. The input vector may be in the time domain and in any other domain: for example, the vector of signals from different antennae in the case of an MIMO receiver or the vector of different pixels in the case of an optical camera.
We can benefit from any dependencies between the various elements of this vector by applying the multidimensional MER search to compress the number of comparison cycles even further than a single-element MER SAR-ADC. The higher the dependency level, the more compression gain we may achieve.
The block diagram of such a vector ADC is shown in figure below. 
The lower limit of the number of comparison cycles required to transfer the input vector to the digital domain is equal to the entropy of the output vector: 
Let us denote l(k) and u(k) to be the lower and upper bounds, respectively, of the output ambiguity interval of ADC k after m comparison cycles:
Let us also define the vectors L and U as:
We will use subscript m to denote ambiguity interval vector 
0, 2
Furthermore, let us also define following notation for a hypothetical ambiguity interval vector whose boundaries are all equal, respectively, to
The probability that ADC output vector belongs to ambiguity interval [L,U] is equal to: 
Based on the comparison results, it updates the ambiguity interval.
The search process is stopped when each ADC output ambiguity interval shrinks to 1.
The flowchart of the vector MER search algorithm is shown in the figure below: Fig. 11 The flowchart of the vector MER search algorithm If the ADC resolution is sufficiently large, the average number of comparison operations of the multidimensional MER search approaches the entropy of the output vector given by (35). However, when the vector length K is large, the practical implementation of this algorithm is problematic because the size of the decision tree memory grows exponentially with K.
The development of less optimal and less general (i.e., more application-specific) but more practical algorithms for multidimensional compression of the comparison operation number is a subject for future work.
IX. CONNECTION BETWEEN THE SOURCE AND ADC CLOCK COMPRESSION
Often, the output ADC goes to the source compression module. In particular, this occurs frequently with wireless medical sensors that are very sensitive to power consumption and have to send the data collected by the ADC to the central processing unit in compressed form [7] .
ADC output compression makes use of the fact that the entropy of ADC output is lower than the number of ADC bits and that the output data have inherent redundancy. Based on the same principal, an SAR ADC provides clock compression and, therefore, the byproduct of such an ADC is also source compression. In such an ADC, the sequence z of comparator outputs is already compressed data from which we are able fully reconstruct the ADC output data without loss of information. The data rate of sequence z is equal to the compressed ADC clock, and if the ADC resolution is sufficiently large, it approaches the entropy of ADC outputs. The decompression module that transfers the sequence z of comparator outputs to the decompressed data y copies the algorithm of ADC control logic and may be implemented as decision tree memory. It follows that the SAC ADC with clock compression may replace the conventional ADC equipped with output data compression. This replacement provides two benefits: ADC power consumption reduction and free data compression.
The block diagrams of the conventional ADC with output data compression and the SAR ADC with simultaneous data and clock compression are shown in fig. 12 and 13. We have shown that the ADC clock compression algorithm is also an output data output compression algorithm. Therefore, each clock compression algorithm may also be used as a data compression algorithm. For example, the MER ADC clock compression algorithm is well known in source compression Huffman source encoding [6] .
We believe that it is symmetrical, and we may use a source compression algorithm for equivalent ADC clock compression. However, the complexity of certain algorithms may limit their practical use.
The mapping of existing source compression algorithms to ADC clock compression applications is a subject for future work.
X. CONCLUSIONS
The MER search algorithm provides a potentially significant reduction in SAR-ADC power consumption for signals with low entropy at the ADC output without sacrificing ADC resolution. It may benefit power-sensitive applications such as image processing and massive MIMO. We also suggest the possibility of achieving 'free' sensor data compression by transmitting the comparator output sequence.
